UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/633,110	08/01/2003	John Pasternak	SAND-01013US0	3624

28554 7590 05/11/2005

VIERRA MAGEN MARCUS HARMON & DENIRO LLP
685 MARKET STREET, SUITE 540
SAN FRANCISCO, CA 94105

EXAMINER	
TRA, ANH QUAN	

ART UNIT	PAPER NUMBER
2816	

DATE MAILED: 05/11/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/633,110	PASTERNAK, JOHN	
	Examiner	Art Unit	
	Quan Tra	2816	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *31 March 2005*.

2a)☒ This action is **FINAL**. 2b)☐ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1-36* is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1-36* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☐ The drawing(s) filed on _____ is/are: a)☐ accepted or b)☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☐ All b)☐ Some * c)☐ None of:

1.☐ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____.
4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____.
5) ☐ Notice of Informal Patent Application (PTO-152)
6) ☐ Other: _____.

DETAILED ACTION

This office action is in response to the amendment filed 03/31/05. a new ground of rejection is introduced as necessitated by amendment.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

> A person shall be entitled to a patent unless –
>
> (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1-3, 5-17, 19, 20 and 25-36 are rejected under 35 U.S.C. 102(b) as being anticipated by Etoh et al. (USP RE37593).

As to claim 1, Eto et al. discloses in figures 1A a memory system including a control path to a host device (2), the host device supplying a host voltage (Vcc), comprising a voltage regulator (6 or circuit figure 1B) including a host voltage input, an output (VCL1) and a bypass (SW6a) shorting the host voltage at the input to the output, a voltage detector (10) communicating with the regulator; a bypass enable signal (LM) operable responsive to a signal (4) generated by the host device indicating that the power up of the host is complete *(signal 4 is high when ExtVcc is above a predetermined voltage)*.

As to claim 2, figure 1A and 1B show the voltage detector (10) outputting a signal (LM) indicative of the host supply voltage responsive to the signal generating by the host device.

As to claim 3, figure 1B shows that the bypass (TOS) is at least one transistor.

As to claim 5, figure 1B shows that the bypass enable signal provided by the controller to a gate of the transistor.

As to claim 6, figure 1B shows that the signal generated by the host device is a command signal to the memory system.

As to claims 7, 11-15, it is seen as in intended use for using the voltage regulator in figure 1A in a multimedia card, PC card, compact flash card, secure digital card, media smart card, or memory stick.

As to claim 8, figure 1A shows that the signal generated by the host device is a command signal, and it is it is seen as in intended use for using the voltage regulator in figure 8 in a multimedia card.

As to claim 9, figure 8 shows that the command CMD0 signal or CMD1signal.

As to claim 10, figure 1A shows that the voltage detector outputs a bypass enable signal shorting the input voltage to the output when the host supply voltage is below a threshold.

As to claim 16, figure 1A shows a method for operating a voltage regulator in a memory system, comprising: providing a voltage regulator (6) having a host voltage input (Vcc) and an output, and including a regulator bypass (SW6a) shorting the host voltage at the input to the output responsive to an enable signal (LM); setting the bypass to off prior to power up of a host device, responsive to a power up completion signal (4) from a host device, determining the power supplied by the host; and if the power is below a threshold operating voltage, enabling the bypass.

As to claim 17, figure 1B shows that the bypass is a transistor and the step of setting the bypass to off includes providing a signal to a gate of the transistor.

As to claim 19, figure 1 shows that the power up completion signal is a command signal from the host.

As to claim 20, figure 1A shows that command signal is CMD0 or CMD1 for a multimedia card. It is see as an intended use for using the voltage regulator figure 8 in a multimedia card.

As to claim 25, figure 8 shows a peripheral device for a host system supplying a host voltage (Vcc), the peripheral device including a voltage regulator circuit, comprising: a voltage regulator (6) having a host input and an output; a bypass element (SW6a) coupled to selectively short the host voltage at the input to the output, a bypass control signal (LM) coupled to the bypass element and responsive to a host system power up completed signal (4) which enables the bypass element when the voltage provided by the host is below a threshold level.

As to claim 26, figure 1A shows the regulator includes a detector (10) responsive to the power up completed signal.

As to claim 27, figure 1A shows the detector outputs a first signal (high) when the voltage provided by the host is above the threshold level and a second signal (low) when the host is below the threshold level.

As to claim 28, figure 1B shows that the bypass element includes at least one p-type transistor.

As to claim 29, figure 1B shows that the bypass control signal is applied to the gate of the at least one transistor.

As to claim 30, figure 1A shows that the bypass element is disabled during power up of the host device (during VEXT is up, Vcc is equal to VBT. Thus, switch SW6a is off).

As to claim 31, figure 1A shows that the bypass control signal is provided by a controller.

Claims 32-36 recite similar limitations with at least one of the claims above. Therefore, they are rejected for the same reasons. As further called in for claim 34, it is inherent that Etoh's memory circuit having memory array.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claims 4 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Etoh et al. (USP RE3759) in view of Hellums (USP 5362988) (previously cited).

Etoh et al.'s figure 1A and 1B show all limitations of the claim except that transistor TOS comprises plurality of transistors. However, Hellums teaches in figure 1 that transistor 28 is made of plurality of transistors for the purpose of increasing the pull up speed. Therefore, it would have been obvious to one having ordinary skill in the art to make Etoh et al.'s transistor with plurality of parallel connected transistors for the purpose of increasing the pull up speed.

5. Claims 21-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Etoh et al. (USP RE37593).

Etoh et al.'s figure 1A shows all limitations of the claims except for the threshold voltage is below 2.7v, 2.0v, 1.65v or 1.3 volt. However, the selection of the threshold voltage to be below 2.7v, 2.0v, 1.65v or 1.3 volt is seen as an obvious design preference dependent upon paricular environment of use to ensure optimum performance. Furthermore, it has been held that optimization of range limitations are prima facie obvious absent a disclosure that the

limitations are for a particular unobvious purpose, produce an unexpected result, or are otherwise critical. See MPEP 2144.05(II): "Generally, differences in concentration or temperature will not support the patentability of subject matter encompassed by the prior art unless there is evidence indicating such concentration or temperature is critical. '[W]here the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation.'" In re Aller, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). See also In re Hoeschele, 406 F.2d 1403, 160 USPQ 809 (CCPA 1969), Merck & Co. Inc. v. Biocraft Laboratories Inc., 874 F.2d 804, 10 USPQ2d 1843 (Fed. Cir.), cert. denied, 493 U.S. 975 (1989), and In re Kulling, 897 F.2d 1147, 14 USPQ2d 1056 (Fed. Cir. 1990). As set forth in MPEP 2144.05(III).

Conclusion

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quan Tra whose telephone number is 571-272-1755. The examiner can normally be reached on 8:00 A.M.-5:00 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

QUAN TRA
PRIMARY EXAMINER
Art Unit 2816

May 5, 2005